
Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

****

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .004” X .004”**

**Backside Potential: See note**

**Mask Ref: D**

**APPROVED BY: DK DIE SIZE .070” X .074” DATE: 7/11/22**

**MFG: NATIONAL SEMI THICKNESS .015” P/N: LM120-12**

**DG 10.1.2**

#### Rev B, 7/19/02